FPGA Design Flow Verilog RTL Coding Functional/Gate simulation & Verification Logic Synthesis Physical Layout Device Configuration ucf sdc Verilog test.

Presentation on theme: "FPGA Design Flow Verilog RTL Coding Functional/Gate simulation & Verification Logic Synthesis Physical Layout Device Configuration ucf sdc Verilog test."— Presentation transcript:

1 FPGA Design Flow Verilog RTL Coding Functional/Gate simulation & Verification Logic Synthesis Physical Layout Device Configuration ucf sdc Verilog test bench Verilog model Verilog Netlist bit parngc Xilinx ISE Xilinx Impact Pyhsical Design & Implementation Xilinx ISE - XST Synplify Pro Synthesis Modelsim SE Leda Verification Text Editor Emacs, Nedit, Vi Verilog Design Tools Design Stage

2 Digital Design Flow Verilog Coding Functional/Gate Simulation/Verification Logic Synthesis Clock Tree Insertion Final Layout Final Design Check DRC/LVS Test-Insertion Static Timing Analysis Floorplanning/ Place & Route scr test.scr _pre.sdf _post.sdf techfile.lef techfile.gcf *.lef *.tlf *.def ctgen.con gds2 Synopsys - StarRXT Cadence - Pearl Timing Extraction Cadence - Assura, Dracula Mentor – Callibre DRC/ANT Checking Synopsys - TetraMax Mentor - Fastscan Test Insertion Synopsys - PrimetimeStatic Timing Anal. Cadence - Sensemble/ SOC Encounter Synopsys - Apolllo Place & Route Cadence - CTgenClock Tree Insertion Cadence - Assura, Dracula Mentor – Callibre LVS Synposys - Design CompilerSynthesis Mentor - Modelsim SE Synopsys - Leda Verification Text Editor Emacs, Nedit, Vi Verilog Design ToolsDesign Stage Verilog RTL Verilog test bench Verilog Netlist Timing Extraction

3 Analogue Design Flow Schematic Entry Simulation Layout Physical Verification / Extraction Post-Layout Simulation Assura Calibre Pyhsical Verification/ Extraction SpectrePost-Layout Simulation VirtuossoLayout SpectreSimulation ComposerSchematic Entry ToolsDesign Stage techfile.lef techfile.gcf *.lef *.tlf *.def gds2

4 Mixed Signal Design Flow Verilog Coding Functional/Gate Simulation/Verification Logic Synthesis Clock Tree Insertion Final Layout Final Design Check DRC/LVS Test-Insertion Static Timing Analysis Floorplanning/ Place & Route scr test.scr _pre.sdf _pst.sdf techfile.lef techfile.gcf *.lef *.tlf *.def ctgen.con gds2 Verilog RTL Verilog test bench Verilog Netlist Timing Extraction Schematic Entry Simulation Layout Physical Verification / Extraction Post-Layout Simulation Co-simulation Environement Cadence - SpectreVerilog Cadence -UltraSim Digital Flow Analog Flow Behavioural Modelling techfile.lef techfile.gcf *.lef *.tlf *.def gds2